PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Sion C. Quinlan et al. Attorney Docket No.: 30022/US/2

Filed

: concurrently herewith

Title

: SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY

ISOLATING MODULES

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In accordance with 37 C.F.R. §§ 1.56 and 1.97 through 1.98, applicant wishes to make known to the Patent and Trademark Office the references set forth on the attached form PTO-1449. This application relies, under 35 U.S.C. § 120, on the earlier filing date of prior Application No. 10/057,205, filed January 25, 2002. The references listed on the attached Form PTO-1449 are enclosed as required under 37 C.F.R. § 1.98. Although the aforesaid references are made known to the Patent and Trademark Office in compliance with applicants' duty to disclose all information they are aware of which is believed relevant to the examination of the above-identified application, applicants believe that their invention is patentable.

Please acknowledge receipt of this Information Disclosure Statement and kindly make the cited references of record in the above-identified application.

Respectfully submitted,

DORSEY & WHITNEY LLP

Steven H. Arterberry Registration No. 46,314

SHA:tlm

Enclosures:

Postcard Form PTO-1449 Cited References (31)

1420 Fifth Avenue, Suite 3400 Seattle, WA 98101 Telephone (206) 903-8800 Facsimile (206) 903-8820

h:\ip\forms\patent\ids master cover.doc 4832-7715-4816\1 7/30/2003

Sheet <u>1</u> of <u>4</u> APPLICATION NO. U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. FORM PTO-1449 Not Yet Assigned (REV.7-80) PATENT AND TRADEMARK OFFICE 30022/US/2 APPLICANT(S) Sion C. Quinlan and Tim J. Bales INFORMATION DISCLOSURE STATEMENT GROUP ART UNIT (Use several sheets if necessary) FILING DATE Concurrently Herewith Not Yet Assigned U.S. PATENT DOCUMENTS SUBCLASS CLASS FILING DATE NAME *EXAMINER DOCUMENT NUMBER DATE IF APPROPRIATE INITIAL 439 620 11-02-99 Weidler 5,975,958 AA 300 Aleshi 713 02/01/00 6,021,499 AB 24 02-08-00 333 6,023,202 Hill AC620 439 08-29-00 Vadlakonda 6,109,971 AD 564 327 Yaklin et al. ΑE 6,124,756 09-26-00 327 344 Yaklin ΑF 6,147,542 11-14-00 327 382 06-19-01 Yaklin et al. 6,249,171 B1 AG I FOREIGN PATENT DOCUMENTS SUBCLASS TRANSLATION DOCUMENT NUMBER DATE COUNTRY CLASS 08/03/00 WO YES 00/45420 AΗ EP 0 801 468 A2 10/15/97 OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.) Al-sarawi, Said F., "Wire Bonded Stacked Chips," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node35," January 25, 2002, Al-sarawi, Said F., "Blind Castellation Interconnection," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node44," January 25, 2002, p. 1 Al-sarawi, Said F., "Silicon Efficiency," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node20," January 25, 2002, pp. 1-2 Al-sarawi, Said F., "Delay," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node22," January 25, 2002,

* EXAMINER:

EXAMINER

p. 1

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

DATE CONSIDERED

FORM PTO-1449 (REV.7-80) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO.

30022/US/2

APPLICANT(S)

APPLICANT(S)

APPLICANT(S)

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Sion C. Quinlan and Tim J. Bales

FILING DATE
Concurrently Herewith

GROUP ART UNIT
Not Yet Assigned

		OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)					
		Al-sarawi, Said F., "Noise," Centre for High Performance Integrated Technologies and Systems					
1.	AN	(CHIPTEC), March, 1997, obtained from website					
		http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node23," January 25, 2002, p. 1					
		Al-sarawi, Said F., "Power Consumption," Centre for High Performance Integrated					
	AO	Technologies and Systems (CHIPTEC), March, 1997, obtained from website					
		http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node24," January 25, 2002,					
		p. 1					
		Al-sarawi, Said F., "Speed," Centre for High Performance Integrated Technologies and S					
'	AP	(CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node25," January 25, 2002,					
		p. 1					
		Al-sarawi, Said F., "Interconnect Capacity," Centre for High Performance Integrated					
	AQ	Technologies and Systems (CHIPTEC), March, 1997, obtained from website					
		"http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node26," January 25, 2002,					
		pp. 1-2					
		Al-sarawi, Said F., "Interconnection Capacity Between Packaging Levels," Centre for High					
	AR	Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from					
		website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node27," January 25,					
		2002, p. 1					
		Al-sarawi, Said F., "Stacked Tape Carrier," Centre for High Performance Integrated					
	AS	Technologies and Systems (CHIPTEC), March, 1997, obtained from website					
		http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node30," January 25, 2002,					
		p. 1					
		Al-sarawi, Said F., "Solder Edge Conductors," Centre for High Performance Integrated					
1	AT	Technologies and Systems (CHIPTEC), March, 1997, obtained from website					
		http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node31," January 25, 2002,					
	pp. 1-2						
		Al-sarawi, Said F., "Thin Film Conductors on Face-of-a-Cube," Centre for High Performance					
	ΑU	Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website					
	NO	http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node32," January 25, 2002,					
		pp. 1-2					
		Al-sarawi, Said F., "An Interconnection Substrate Soldered to the Cube Face," Centre for High					
	ΑV	Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from					
	AV	website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node33," January 25,					
EXAMINE	EXAMINER DATE CONSIDERED						
EVVINITACI	IX.	DITTE CONSIDERCED					
* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in							
conformance and not considered. Include copy of this form with next communication to applicant(s).							

FORM PTO-1449 (REV.7-80) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. APPLICATION NO. Not Yet Assigned

APPLICANT(S)

Sion C. Quinlan and Tim J. Bales

FILING DATE
Concurrently Herewith

GROUP ART UNIT
Not Yet Assigned

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

	OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)
AW	Al-sarawi, Said F., "Folded Flex Circuits," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node34," January 25, 2002, p. 1
AX	Al-sarawi, Said F., "Area Interconnection Between Stacked ICs," Centre for High Performance
AY	Al-sarawi, Said F., "Flip-chip Bonded Stacked Chips Without Spacers," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node37," January 25, 2002, p. 1
AZ	Al-sarawi, Said F., "Flip-chip Bonded Stacked Chips With Spacers," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node38," January 25, 2002, p. 1
ВА	Al-sarawi, Said F., "Microbridge Springs and Thermomigration Vias," Centre for High
ВВ	Agere Systems – About 1394, "1394 – The High-Speed Serial Interface for All the Right Reasons/1394 Driver Support," obtained from website http://www.agree.com/1394/about.html,' January 25, 2002, p. 1
ВС	Press Release Tuesday October 17, 2000, "Lucent Technologies introduces low-power IEEE-1394A chip for high-speed connection between PCs and consumer electronic devices," obtained from website http://www.lucent.com/press/1000/001017.mea.html," January 25, 2002, pp. 1-3
BD	1394 Trade Association: Technology, "1394 Technology," obtained from website http://www.1394ta.org/Technology/," January 25, 2002, p. 1
ВЕ	1394 Trade Association: Technology, "An Introduction to the Instrument and Industrial Contro Protocol," obtained at website http://www.1394ta.org/Download/Technology/iicpPaper2.pdf," January 25, 2002, 6 pages
BF	Apple Computer, Inc., "Firewire Technology Fact Sheet," obtained at website "http://a772.g.akamai.net/7/772/51/f7f756ae8e5bf0/www.apple.com/firewire/pdf/FireWireFS-b.pdf", March 13, 2002, pp. 1-4
BG	McMunn, Lee James, "The Physical Layer," obtained at website "http://www.awstevenson.demon.co.uk/SYSNOTES/physic.htm," March 12, 2002, pp. 1-2
вн	Willis, P. J., "Communication Protocols," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/chapter2_6.html," August 17, 2001, p. 1

FORM PTO-1449 (REV.7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 30022/US/2	APPLICATION NO. Not Yet Assigned			
INFORM	ATION DISCLOSURE STATEMENT	APPLICANT(S) Sion C. Quinlan and Tim J. Bales				
	(Use several sheets if necessary)	FILING DATE Concurrently Herewith	GROUP ART UNIT Not Yet Assigned			
BI	Willis, P. J., "The OSI Model," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/sections2_6_1.html," August 17, 2001, p.1					
ВЈ	Willis, P. J., "Physical Layer," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/subsection2_6_1_1.html," August 17, 2001, p. 1					
ВК	Willis, P. J., "Data Link Layer," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/subsection2_6_1_2.html," August 17, 2001, p.1					
BL	Willis, P. J., "Network Layer," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/subsection2_6_1_3.html," August 17, 2001, p.1					
ВМ	Willis, P. J., "The Physical Layer," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/section2_7_1.html," August 17, 2001, pp. 1-2					
BN	Willis, P. J., "The Datalink Layer," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/section2_7_2.html," August 17, 2001, pp. 1-2					
ВО	Embedded Systems Programming, "Fundamentals of Firewire," obtained at website "http://www.embedded.com/1999/9906/9906feat2.htm," August 28, 2001, pp. 1-14					
ВР	Microprocessor and Microcomputer Standards Committee of the IEEE Computer Society, "P1394a Draft Standard for a High Performance Serial Bus (Supplement)," The Institute of Electrical and Electronics Engineers, Inc., June 30, 1999, pp.1-27					
BQ	Lucent Technologies, Inc., "IEEE 1394 Isolation," Application Note, November 1998, obtained at website "http://www.agere.com/1394/docs/AP98074-01.pdf," pp. 1-16					
EXAMINER		DATE CONSIDERED				
* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in						